

Appl. No. 10/709,425
Amdt. dated March 06, 2006
Reply to Office action of December 19, 2005

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

1 (currently amended): A method for testing latch-up phenomenon of a chip, the chip

5 being tested on a test platform, the test platform storing a test program of the chip
for testing the chip, the method comprising:

(a) obtaining the test program of the chip tested on the test platform;

(b) obtaining pin data of the chip by from the test program of the chip;

(c) setting up an input pin of the chip with an initial value; and

10 (d) providing a test current to the pin of the chip, and then measuring the current
between a power end and a ground end of the chip to see if it exceeds a first
predetermined value;

(e) increasing the test current and repeating step (d) until the test current exceeds a
second predetermined value; and

15 (f) determining that the chip passes the latch-up test if the test current used in step(e)
exceeds the second predetermined value and the current between the power end
and the ground end of the chip does not exceed the first predetermined value.

2 (cancelled).

20

3 (original): The method of claim 1 wherein Step(d) further comprises providing the test
current to each of the pins, and measuring the current between the power end and the
ground end of the chip to see if it exceeds the first predetermined value.

25 4 (currently amended): The method of claim 1 further comprising determining that the
chip does not pass the latch-up test if the test current exceeds the first predetermined
value.

Appl. No. 10/709,425
Amdt. dated March 06, 2006
Reply to Office action of December 19, 2005

5-6 (cancelled).

7 (currently amended): A test platform for testing latch-up phenomenon of a chip
5 comprising:

a memory;

a parameter measurement unit (PMU) for providing a current source to the chip and
measuring the current between a power end and a ground end of the chip;

a latch-up test program stored in the memory comprising:

10 a path setup program code for obtaining a test program of the chip;

a pin setup program code for obtaining a pin of the chip by the test program of the
chip;

an initial setup program code for setting the input pin of the chip with an initial
value;

15 a current measuring setup program code for driving the PMU to measure the
current between the power end and the ground end of the chip to see if the
current exceeds a first predetermined value; and

a current providing setup program code for driving the PMU to provide a test
current to the pin of the chip; and

20 a processor for executing programs stored in the memory, controlling the PMU to
increase the test current between the power end and the ground end of the chip
until the test current exceeds a predetermined value, and determining that the
chip passes the latch-up test if the test current exceeds the second
predetermined value and the current between the power end and the ground end
25 of the chip does not exceed the first predetermined value.

8 (original): The test platform of claim 7 wherein the test program is stored in the
memory for testing the chip.

Appl. No. 10/709,425
Amdt. dated March 06, 2006
Reply to Office action of December 19, 2005

- 9 (original): The test platform of claim 7 wherein the chip comprises a plurality of I/O pins and a plurality of power pins.
- 5 10 (original): The test platform of claim 7 wherein the initial value is 0 or 1.
- 11 (original): The test platform of claim 5 being an automated test equipment (ATE).